When one counter's clock receives two consecutive spikes without the arrival of an intervening reset pulse, the high-order bit of that counter goes high. Then, a latch formed by two NOR gates of IC 4 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback